Changes - SailfishOS Open Build Service

Difference Between Revision 5 and home:mdfe:hw:sunxi / sunxi-boards

We truncated the diff of some files because they were too big. If you want to see the full diff for every file, click here.

[-] [+]	Changed	sunxi-boards.spec
@@ -62,6 +62,7 @@ Requires: sunxi-boards-coby_mid7042 Requires: sunxi-boards-ba10_tv_box Requires: sunxi-boards-a10_mid_1gb +Requires: sunxi-boards-witstech_pro-a10 BuildRequires: sunxi-tools %description @@ -412,6 +413,14 @@ This package contain board specifiy script.bin files +%package witstech_pro-a10 +Summary: Sys_config boot files of board Witstech Pro A10 +Group: System/Boot + +%description witstech_pro-a10 +This package contain board specifiy script.bin files + + %prep %setup -q -n %{name}-%{version} @@ -705,3 +714,9 @@ /boot/a70x-script.bin # >> files a70x # << files a70x + +%files witstech_pro-a10 +%defattr(-,root,root,-) +/boot/witstech_pro-a10-script.bin +# >> files witstech_pro-a10 +# << files witstech_pro-a10
[-] [+]	Added	sunxi-boards-1.0+git20130805.003133.tar.xz/sys_config/a10/witstech_pro-a10.fex ^
@@ -0,0 +1,1235 @@ +;PAD application +;--------------------------------------------------------------------------------------------------------- +; ËµÃ÷£º ½Å±¾ÖÐµÄ×Ö·û´®Çø·Ö´óÐ¡Ð´£¬ÓÃ»§¿ÉÒÔÐÞ¸Ä"="ºóÃæµÄÊýÖµ£¬µ«ÊÇ²»ÒªÐÞ¸ÄÇ°ÃæµÄ×Ö·û´® +; ÃèÊögpioµÄÐÎÊ½£ºPort:¶Ë¿Ú+×éÄÚÐòºÅ<¹¦ÄÜ·ÖÅä><ÄÚ²¿µç×è×´Ì¬><Çý¶¯ÄÜÁ¦><Êä³öµçÆ½×´Ì¬> +;--------------------------------------------------------------------------------------------------------- + +[product] +version = "1.0" +machine = "A10-EVB-V1.2" + +;---------------------------------------------------------------------------------- +; system configuration +;---------------------------------------------------------------------------------- +[target] +boot_clock = 1008 +dcdc2_vol = 1400 +dcdc3_vol = 1250 +ldo2_vol = 3000 +ldo3_vol = 2800 +ldo4_vol = 2800 + + + +[card_burn_para] +card_no = 0 +card_line = 4 +card_mode = 0 +sdc_d1 = port:PF0<2><1><default><default> +sdc_d0 = port:PF1<2><1><default><default> +sdc_clk = port:PF2<2><1><default><default> +sdc_cmd = port:PF3<2><1><default><default> +sdc_d3 = port:PF4<2><1><default><default> +sdc_d2 = port:PF5<2><1><default><default> + +[card_boot] +logical_start = 40960 +sprite_gpio0 = + + +[card_boot0_para] +card_ctrl = 0 +card_high_speed = 1 +card_line = 4 +sdc_d1 = port:PF0<2><1><default><default> +sdc_d0 = port:PF1<2><1><default><default> +sdc_clk = port:PF2<2><1><default><default> +sdc_cmd = port:PF3<2><1><default><default> +sdc_d3 = port:PF4<2><1><default><default> +sdc_d2 = port:PF5<2><1><default><default> + +[card_boot2_para] +card_ctrl = 2 +card_high_speed = 1 +card_line = 4 +sdc_cmd = port:PC6<3><1> +sdc_clk = port:PC7<3><1> +sdc_d0 = port:PC8<3><1> +sdc_d1 = port:PC9<3><1> +sdc_d2 = port:PC10<3><1> +sdc_d3 = port:PC11<3><1> + +[twi_para] +twi_port = 0 +twi_scl = port:PB0<2><default><default><default> +twi_sda = port:PB1<2><default><default><default> + +[uart_para] +uart_debug_port = 0 +uart_debug_tx = port:PB22<2><1><default><default> +uart_debug_rx = port:PB23<2><1><default><default> + +[jtag_para] +jtag_enable = 1 +jtag_ms = port:PB14<3> +jtag_ck = port:PB15<3> +jtag_do = port:PB16<3> +jtag_di = port:PB17<3> + +;*************************************************************************** +; sdram configuration +; +;************************************************************************* +[dram_para] +dram_baseaddr = 0x40000000 +dram_clk = 360 +dram_type = 3 +dram_rank_num = +dram_chip_density = +dram_io_width = +dram_bus_width = +dram_cas = 6 +dram_zq = 0x7b +dram_odt_en = 0 +dram_size = +dram_tpr0 = 0x30926692 +dram_tpr1 = 0x1090 +dram_tpr2 = 0x1a0c8 +dram_tpr3 = 0x0 +dram_tpr4 = 0x0 +dram_tpr5 = 0x0 +dram_emr1 = 0x0 +dram_emr2 = 0x0 +dram_emr3 = 0x0 + + +;************************************************************************* +; mali configuration +; +; mali_clkdiv -- clock divisor for mali from pll4 +;*************************************************************************** +[mali_para] +mali_used = 1 +mali_clkdiv = 3 + + +[g2d_para] +g2d_used = 1 +g2d_size = 0x1000000 + +;---------------------------------------------------------------------------------- +; os life cycle para configuration +;---------------------------------------------------------------------------------- +;---------------------------------------------------------------------------------- +; Ethernet MAC configuration +;---------------------------------------------------------------------------------- +[emac_para] +emac_used = 1 +emac_rxd3 = port:PA00<2><default><default><default> +emac_rxd2 = port:PA01<2><default><default><default> +emac_rxd1 = port:PA02<2><default><default><default> +emac_rxd0 = port:PA03<2><default><default><default> +emac_txd3 = port:PA04<2><default><default><default> +emac_txd2 = port:PA05<2><default><default><default> +emac_txd1 = port:PA06<2><default><default><default> +emac_txd0 = port:PA07<2><default><default><default> +emac_rxclk = port:PA08<2><default><default><default> +emac_rxerr = port:PA09<2><default><default><default> +emac_rxdV = port:PA10<2><default><default><default> +emac_mdc = port:PA11<2><default><default><default> +emac_mdio = port:PA12<2><default><default><default> +emac_txen = port:PA13<2><default><default><default> +emac_txclk = port:PA14<2><default><default><default> +emac_crs = port:PA15<2><default><default><default> +emac_col = port:PA16<2><default><default><default> +emac_reset = port:PA17<1><default><default><default> + +;---------------------------------------------------------------------------------- +;i2c configuration +;---------------------------------------------------------------------------------- +[twi0_para] +twi0_used = 1 +twi0_scl = port:PB0<2><default><default><default> +twi0_sda = port:PB1<2><default><default><default> + + +[twi1_para] +twi1_used = 1 +twi1_scl = port:PB18<2><default><default><default> +twi1_sda = port:PB19<2><default><default><default> + + +[twi2_para] +twi2_used = 1 +twi2_scl = port:PB20<2><default><default><default> +twi2_sda = port:PB21<2><default><default><default> + +;---------------------------------------------------------------------------------- +;uart configuration +;uart_type --- 2 (2 wire), 4 (4 wire), 8 (8 wire, full function) +;---------------------------------------------------------------------------------- +[uart_para0] +uart_used = 1 +uart_port = 0 +uart_type = 2 +uart_tx = port:PB22<2><1><default><default> +uart_rx = port:PB23<2><1><default><default> + +[uart_para1] +uart_used = 0 +uart_port = 1 +uart_type = 8 +uart_tx = port:PA10<4><1><default><default> +uart_rx = port:PA11<4><1><default><default> +uart_rts = port:PA12<4><1><default><default> +uart_cts = port:PA13<4><1><default><default> +uart_dtr = port:PA14<4><1><default><default> +uart_dsr = port:PA15<4><1><default><default> +uart_dcd = port:PA16<4><1><default><default> +uart_ring = port:PA17<4><1><default><default> + +[uart_para2] +uart_used = 0 +uart_port = 2 +uart_type = 4 +uart_tx = port:PI18<3><1><default><default> +uart_rx = port:PI19<3><1><default><default> +uart_rts = port:PI16<3><1><default><default> +uart_cts = port:PI17<3><1><default><default> +
[-] [+]	Changed	sunxi-boards.yaml ^
@@ -60,6 +60,7 @@ - sunxi-boards-coby_mid7042 - sunxi-boards-ba10_tv_box - sunxi-boards-a10_mid_1gb + - sunxi-boards-witstech_pro-a10 Files: - "%doc README" @@ -495,3 +496,13 @@ Files: - /boot/a70x-script.bin + + - Name: witstech_pro-a10 + Summary: Sys_config boot files of board witstech pro a10 + Group: System/Boot + AutoDepend: false + Description: \| + This package contain board specifiy script.bin files + + Files: + - /boot/witstech_pro-a10-script.bin